Prof Ansgar Fehnker’s research interest is formal verification, in particular model checking and static analysis, and the application of formal methods in design and development of embedded systems. His work currently focuses on static analysis for C/C++, which led to the commercial industrial analysis tool Goanna, and on analysis of wireless network protocols with model checking